@dblp

Parameterized test patterns methodology for layout design rule checking verification.

, , , and . ICECS, page 588-591. IEEE, (2015)

Links and resources

Tags