@dblp

Design for pre-bond testability in 3D integrated circuits.

. Georgia Institute of Technology, Atlanta, GA, USA, (2012)base-search.net (ftgeorgiatech:oai:smartech.gatech.edu:1853/45756).

Links and resources

Tags