@dblp

A novel high performance distributed arithmetic adaptive filter implementation on an FPGA.

, , , , and . ICASSP (5), page 161-164. IEEE, (2004)

Links and resources

Tags