@dblp

Layout Level Design for Testability Strategy Applied to a CMOS Cell Library.

, , , and . DFT, page 199-206. IEEE Computer Society, (1993)

Links and resources

Tags