@dblp

A 6.6pJ/bit/iter radix-16 modified log-MAP decoder using two-stage ACS architecture.

, , , and . A-SSCC, page 313-316. IEEE, (2011)

Links and resources

Tags