@dblp

A Digital PLL with 5-Phase Digital PFD for Low Long-term Jitter Clock Recovery.

, , , , and . CICC, page 745-748. IEEE, (2006)

Links and resources

Tags