@dblp

An ultra-compact virtual source FET model for deeply-scaled devices: Parameter extraction and validation for standard cell libraries and digital circuits.

, , , , , , and . ASP-DAC, page 521-526. IEEE, (2013)

Links and resources

Tags