@dblp

A 10-Bit, 50 MS/s, 55 fJ/conversion-step SAR ADC with split capacitor array.

, , , and . ASICON, page 472-475. IEEE, (2011)

Links and resources

Tags