@dblp

Hybrid functional- and instruction-level power modeling for embedded and heterogeneous processor architectures.

, , , , , and . J. Syst. Archit., 53 (10): 689-702 (2007)

Links and resources

Tags