@dblp

Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory.

, and . ASPLOS, page 59-71. ACM, (2015)

Links and resources

Tags