@dblp

Hybrid Reduction Technique for Efficient Simulation of Linear/Nonlinear Mixed Circuits.

, , , , and . DATE, page 1327-1333. IEEE Computer Society, (2004)

Links and resources

Tags