@dblp

A Robust High Speed Serial PHY Architecture With Feed-Forward Correction Clock and Data Recovery.

, , , , , , , , and . IEEE J. Solid State Circuits, 44 (7): 1914-1926 (2009)

Links and resources

Tags