@dblp

An approach for multilevel logic optimization targeting low power.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (8): 889-901 (1996)

Links and resources

Tags