@dblp

Automatic Verification of Sequential Circuit Designs.

. CHDL, volume A-32 of IFIP Transactions, page 165. North-Holland, (1993)

Description

dblp

Links and resources

Tags