@dblp

Design of flip-flops with clock-gating and pull-up control scheme for power-constrained and speed-insensitive applications.

, , and . IET Comput. Digit. Tech., 10 (4): 193-201 (2016)

Links and resources

Tags