@dblp

Using on-chip test pattern compression for full scan SoC designs.

, , and . ITC, page 638-643. IEEE Computer Society, (2000)

Links and resources

Tags