@dblp

A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects.

, , , and . ICCAD, page 323-328. ACM, (2006)

Links and resources

Tags