@dblp

A New Method for Generating Tests for Delay Faults in Non-Scan Circuits.

, , and . VLSI Design, page 4-11. IEEE Computer Society, (1992)

Links and resources

Tags