@dblp

A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR.

, , and . EDCC, page 123-134. IEEE Computer Society, (2008)

Links and resources

Tags