@dblp

Power Budget Improvement Using Floorplan Methodologies In Lower(28nm) Technology Node.

, , , and . iSES, page 397-400. IEEE, (2023)

Links and resources

Tags