@dblp

At-speed logic BIST using a frozen clock testing strategy.

, , , and . ITC, page 64-71. IEEE Computer Society, (2001)

Links and resources

Tags