@dblp

Parallel matrix multiplication on memristor-based computation-in-memory architecture.

, , , , , and . HPCS, page 759-766. IEEE, (2016)

Links and resources

Tags