@dblp

An architecture for synthesis of testable finite state machines.

, and . EURO-DAC, page 612-616. IEEE Computer Society, (1990)

Links and resources

Tags