@dblp

Combined topological and functionality based delay estimation using a layout-driven approach for high level applications.

, and . EURO-DAC, page 72-78. IEEE Computer Society Press, (1992)

Links and resources

Tags