@dblp

An Analytical Model for a Class of Processor-Memory Interconnection Networks.

, and . IEEE Trans. Computers, 36 (11): 1374-1378 (1987)

Links and resources

Tags