@dblp

Synthesis of folded pipelined architectures for multirate DSP algorithms.

, and . IEEE Trans. Very Large Scale Integr. Syst., 6 (4): 595-607 (1998)

Links and resources

Tags