@dblp

VLSI Implementation of a Reconfigurable Mixed-Signal Finite Impulse Response Filter.

, , , und . ISCAS, Seite 2168-2171. IEEE, (2007)

Links und Ressourcen

Tags