Inproceedings,

Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation.

, and .
ICCAD, page 244-252. IEEE Computer Society, (1999)

Meta data

Tags

Users

  • @dblp
  • @einar90

Comments and Reviews