Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/fpl/LiFJCZW16
%A Li, Huimin
%A Fan, Xitian
%A Jiao, Li
%A Cao, Wei
%A Zhou, Xuegong
%A Wang, Lingli
%B FPL
%D 2016
%E Ienne, Paolo
%E Najjar, Walid A.
%E Anderson, Jason Helge
%E Brisk, Philip
%E Stechele, Walter
%I IEEE
%K dblp
%P 1-9
%T A high performance FPGA-based accelerator for large-scale convolutional neural networks.
%U http://dblp.uni-trier.de/db/conf/fpl/fpl2016.html#LiFJCZW16
%@ 978-2-8399-1844-2
@inproceedings{conf/fpl/LiFJCZW16,
added-at = {2022-09-27T00:00:00.000+0200},
author = {Li, Huimin and Fan, Xitian and Jiao, Li and Cao, Wei and Zhou, Xuegong and Wang, Lingli},
biburl = {https://www.bibsonomy.org/bibtex/284932336671f05b1a46f8f9e23d094cf/dblp},
booktitle = {FPL},
crossref = {conf/fpl/2016},
editor = {Ienne, Paolo and Najjar, Walid A. and Anderson, Jason Helge and Brisk, Philip and Stechele, Walter},
ee = {https://doi.org/10.1109/FPL.2016.7577308},
interhash = {3649ac6818b1355880b07dcc01fc273a},
intrahash = {84932336671f05b1a46f8f9e23d094cf},
isbn = {978-2-8399-1844-2},
keywords = {dblp},
pages = {1-9},
publisher = {IEEE},
timestamp = {2024-04-10T14:52:01.000+0200},
title = {A high performance FPGA-based accelerator for large-scale convolutional neural networks.},
url = {http://dblp.uni-trier.de/db/conf/fpl/fpl2016.html#LiFJCZW16},
year = 2016
}