Article,

Power Performance Profiling of 3-D Stencil Computation on an FPGA Accelerator for Efficient Pipeline Optimization.

, , , , and .
SIGARCH Comput. Archit. News, 43 (4): 9-14 (2015)

Meta data

Tags

Users

  • @dblp

Comments and Reviews