Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/hipeac/PlerosTAVKS17
%A Pleros, Nikos
%A Terzenidis, Nikos
%A Alexoudi, Theoni
%A Vyrsokinos, K.
%A Kanellos, George T.
%A Syrivelis, Dimitris
%B AISTECS@HiPEAC
%D 2017
%E Sonntag, Sören
%E Carrasco, José Manuel García
%E Miguel, José Luis Abellán
%E Müller-Gritschneder, Daniel
%I ACM
%K dblp
%P 6-7
%T Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing.
%U http://dblp.uni-trier.de/db/conf/hipeac/aistecs2017.html#PlerosTAVKS17
%@ 978-1-4503-5226-0
@inproceedings{conf/hipeac/PlerosTAVKS17,
added-at = {2020-05-20T00:00:00.000+0200},
author = {Pleros, Nikos and Terzenidis, Nikos and Alexoudi, Theoni and Vyrsokinos, K. and Kanellos, George T. and Syrivelis, Dimitris},
biburl = {https://www.bibsonomy.org/bibtex/2e294763287d5443cc5d9e27e98ddc069/dblp},
booktitle = {AISTECS@HiPEAC},
crossref = {conf/hipeac/2017aistecs},
editor = {Sonntag, Sören and Carrasco, José Manuel García and Miguel, José Luis Abellán and Müller-Gritschneder, Daniel},
ee = {https://doi.org/10.1145/3073763.3073776},
interhash = {49a0ed07a71c9a9467270617c679fc06},
intrahash = {e294763287d5443cc5d9e27e98ddc069},
isbn = {978-1-4503-5226-0},
keywords = {dblp},
pages = {6-7},
publisher = {ACM},
timestamp = {2020-05-21T11:57:46.000+0200},
title = {Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing.},
url = {http://dblp.uni-trier.de/db/conf/hipeac/aistecs2017.html#PlerosTAVKS17},
year = 2017
}