Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Journal Article
%1 journals/pieee/BeckerHHCEL07
%A Becker, Jürgen
%A Hübner, Michael
%A Hettich, Gerhard
%A Constapel, Rainer
%A Eisenmann, Joachim
%A Luka, Jrgen
%D 2007
%J Proceedings of the IEEE
%K
%N 2
%P 438-452
%T Dynamic and Partial FPGA Exploitation.
%U http://dblp.uni-trier.de/db/journals/pieee/pieee95.html#BeckerHHCEL07
%V 95
@article{journals/pieee/BeckerHHCEL07,
added-at = {2023-12-12T22:33:42.000+0100},
author = {Becker, Jürgen and Hübner, Michael and Hettich, Gerhard and Constapel, Rainer and Eisenmann, Joachim and Luka, Jrgen},
biburl = {https://www.bibsonomy.org/bibtex/26f8de0ac00fbbf1a15fb97a07cba6dd0/admin},
ee = {https://doi.org/10.1109/JPROC.2006.888404},
interhash = {4b9716e1677b3d4c31f109d2e4e026b8},
intrahash = {6f8de0ac00fbbf1a15fb97a07cba6dd0},
journal = {Proceedings of the IEEE},
keywords = {},
number = 2,
pages = {438-452},
timestamp = {2023-12-12T22:33:42.000+0100},
title = {Dynamic and Partial FPGA Exploitation.},
url = {http://dblp.uni-trier.de/db/journals/pieee/pieee95.html#BeckerHHCEL07},
volume = 95,
year = 2007
}