Inproceedings,

Layout Techniques for Minimizing On-Chip Interconnect Self Inductance.

, , , and .
DAC, page 566-571. ACM Press, (1998)

Meta data

Tags

Users

  • @dblp

Comments and Reviews