Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/arcs/HaasWUPW17
%A Haas, Florian
%A Weis, Sebastian
%A Ungerer, Theo
%A Pokam, Gilles
%A Wu, Youfeng
%B ARCS
%D 2017
%E Knoop, Jens
%E Karl, Wolfgang
%E Schulz, Martin
%E Inoue, Koji
%E Pionteck, Thilo
%I Springer
%K
%P 16-30
%T Fault-Tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support.
%U http://dblp.uni-trier.de/db/conf/arcs/arcs2017.html#HaasWUPW17
%V 10172
%@ 978-3-319-54998-9
@inproceedings{conf/arcs/HaasWUPW17,
added-at = {2023-12-13T00:48:01.000+0100},
author = {Haas, Florian and Weis, Sebastian and Ungerer, Theo and Pokam, Gilles and Wu, Youfeng},
biburl = {https://www.bibsonomy.org/bibtex/2622222590051fb271a56e1e3336b28b0/admin},
booktitle = {ARCS},
crossref = {conf/arcs/2017},
editor = {Knoop, Jens and Karl, Wolfgang and Schulz, Martin and Inoue, Koji and Pionteck, Thilo},
ee = {https://doi.org/10.1007/978-3-319-54999-6_2},
interhash = {689150856c7b4de23230e1a848b64339},
intrahash = {622222590051fb271a56e1e3336b28b0},
isbn = {978-3-319-54998-9},
keywords = {},
pages = {16-30},
publisher = {Springer},
series = {Lecture Notes in Computer Science},
timestamp = {2023-12-13T00:48:01.000+0100},
title = {Fault-Tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support.},
url = {http://dblp.uni-trier.de/db/conf/arcs/arcs2017.html#HaasWUPW17},
volume = 10172,
year = 2017
}