Inproceedings,
23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance applications.
M. Brox, M. Balakrishnan, M. Broschwitz, C. Chetreanu, S. Dietrich, F. Funfrock, M. Gonzalez, T. Hein, E. Huber, D. Lauber, M. Ivanov, M. Kuzmenka, C. Mohr, F. Munoz, J. Garrido, S. Padaraju, S. Piatkowski, J. Pottgiesser, P. Pfefferl, M. Plan, J. Polney, S. Rau, M. Richter, R. Schneider, R. Seitter, W. Spirkl, M. Walter, J. Weller, and F. Vitale.ISSCC, page 388-389. IEEE, (2017)
Meta data
- BibTeX key
- conf/isscc/BroxBBCDFGHHLIK17
- entry type
- inproceedings
- booktitle
- ISSCC
- year
- 2017
- pages
- 388-389
- publisher
- IEEE
- crossref
- conf/isscc/2017
- ee
- http://dx.doi.org/10.1109/ISSCC.2017.7870424
- isbn
- 978-1-5090-3758-2
- url
- http://dblp.uni-trier.de/db/conf/isscc/isscc2017.html#BroxBBCDFGHHLIK17
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/isscc/BroxBBCDFGHHLIK17
%A Brox, Martin
%A Balakrishnan, Mani
%A Broschwitz, Martin
%A Chetreanu, Cristian
%A Dietrich, Stefan
%A Funfrock, Fabien
%A Gonzalez, Marcos Alvarez
%A Hein, Thomas
%A Huber, Eugen
%A Lauber, Daniel
%A Ivanov, Milena
%A Kuzmenka, Maksim
%A Mohr, Chris
%A Munoz, Francisco Emiliano
%A Garrido, Juan Ocon
%A Padaraju, Swetha
%A Piatkowski, Sven
%A Pottgiesser, Jan
%A Pfefferl, Peter
%A Plan, Manfred
%A Polney, Jens
%A Rau, Stefan
%A Richter, Michael
%A Schneider, Ronny
%A Seitter, Ralf Oliver
%A Spirkl, Wolfgang
%A Walter, Marc
%A Weller, Jörg
%A Vitale, Filippo
%B ISSCC
%D 2017
%I IEEE
%K dblp
%P 388-389
%T 23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance applications.
%U http://dblp.uni-trier.de/db/conf/isscc/isscc2017.html#BroxBBCDFGHHLIK17
%@ 978-1-5090-3758-2
@inproceedings{conf/isscc/BroxBBCDFGHHLIK17,
added-at = {2017-03-12T00:00:00.000+0100},
author = {Brox, Martin and Balakrishnan, Mani and Broschwitz, Martin and Chetreanu, Cristian and Dietrich, Stefan and Funfrock, Fabien and Gonzalez, Marcos Alvarez and Hein, Thomas and Huber, Eugen and Lauber, Daniel and Ivanov, Milena and Kuzmenka, Maksim and Mohr, Chris and Munoz, Francisco Emiliano and Garrido, Juan Ocon and Padaraju, Swetha and Piatkowski, Sven and Pottgiesser, Jan and Pfefferl, Peter and Plan, Manfred and Polney, Jens and Rau, Stefan and Richter, Michael and Schneider, Ronny and Seitter, Ralf Oliver and Spirkl, Wolfgang and Walter, Marc and Weller, Jörg and Vitale, Filippo},
biburl = {https://www.bibsonomy.org/bibtex/25b408ea4a2dda9ecb0a95b4d1e32ba98/dblp},
booktitle = {ISSCC},
crossref = {conf/isscc/2017},
ee = {http://dx.doi.org/10.1109/ISSCC.2017.7870424},
interhash = {799342ba9ce2137638d5bc9c92d67429},
intrahash = {5b408ea4a2dda9ecb0a95b4d1e32ba98},
isbn = {978-1-5090-3758-2},
keywords = {dblp},
pages = {388-389},
publisher = {IEEE},
timestamp = {2017-03-14T11:38:13.000+0100},
title = {23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance applications.},
url = {http://dblp.uni-trier.de/db/conf/isscc/isscc2017.html#BroxBBCDFGHHLIK17},
year = 2017
}