Inproceedings,

Hierarchical layout verification for submicron designs.

.
EURO-DAC, page 382-386. IEEE Computer Society, (1990)

Meta data

Tags

Users

  • @dblp

Comments and Reviews