Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/ats/FurukawaWMYKGWT08
%A Furukawa, Hiroshi
%A Wen, Xiaoqing
%A Miyase, Kohei
%A Yamato, Yuta
%A Kajihara, Seiji
%A Girard, Patrick
%A Wang, Laung-Terng
%A Tehranipoor, Mohammad
%B ATS
%D 2008
%I IEEE Computer Society
%K dblp
%P 397-402
%T CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing.
%U http://dblp.uni-trier.de/db/conf/ats/ats2008.html#FurukawaWMYKGWT08
%@ 978-0-7695-3396-4
@inproceedings{conf/ats/FurukawaWMYKGWT08,
added-at = {2023-03-24T00:00:00.000+0100},
author = {Furukawa, Hiroshi and Wen, Xiaoqing and Miyase, Kohei and Yamato, Yuta and Kajihara, Seiji and Girard, Patrick and Wang, Laung-Terng and Tehranipoor, Mohammad},
biburl = {https://www.bibsonomy.org/bibtex/23aa4b031b53b6a49235697448ddbc70e/dblp},
booktitle = {ATS},
crossref = {conf/ats/2008},
ee = {https://doi.ieeecomputersociety.org/10.1109/ATS.2008.27},
interhash = {a76d85a86135530662cba2ee4df266fb},
intrahash = {3aa4b031b53b6a49235697448ddbc70e},
isbn = {978-0-7695-3396-4},
keywords = {dblp},
pages = {397-402},
publisher = {IEEE Computer Society},
timestamp = {2024-04-10T06:37:03.000+0200},
title = {CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing.},
url = {http://dblp.uni-trier.de/db/conf/ats/ats2008.html#FurukawaWMYKGWT08},
year = 2008
}