Abstract
A method for designing and simulating a power amplifier in IBM 's CMOS 180 nm process is presented. This novel power amplifier is intended for sensor networks, which can be integrated at the SIP level with an objective of realizing a low cost and low power system.
Users
Please
log in to take part in the discussion (add own reviews or comments).