Artikel,
A 150-MHz graphics rendering processor with 256-Mb embedded DRAM.
A. Khan, H. Magoshi, T. Matsumoto, J. Fujita, M. Furuhashi, M. Imai, Y. Kurose, M. Sato, K. Sato, Y. Yamashita, K. Kwan, D. Le, J. Yu, T. Nguyen, S. Yang, A. Tsou, K. Chow, J. Shen, M. Li, J. Li, H. Zhao, und K. Yoshida.IEEE J. Solid State Circuits, 36 (11): 1775-1784 (2001)
Metadaten
- BibTeX-Schlüssel
- journals/jssc/KhanMMFFIKSSYKL01
- Eintragstyp
- article
- Jahr
- 2001
- Zeitschrift
- IEEE J. Solid State Circuits
- Nummer
- 11
- Seiten
- 1775-1784
- Band
- 36
- ee
- https://doi.org/10.1109/4.962301
- URL
- http://dblp.uni-trier.de/db/journals/jssc/jssc36.html#KhanMMFFIKSSYKL01
Tags
Nutzer
Kommentare und Rezensionenanzeigen / verbergen
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -%0 Journal Article
%1 journals/jssc/KhanMMFFIKSSYKL01
%A Khan, Aurangzeb K.
%A Magoshi, Hidetaka
%A Matsumoto, Tadashi
%A Fujita, Jun-Ichi
%A Furuhashi, Makoto
%A Imai, Masatoshi
%A Kurose, Yoshikazu
%A Sato, Morio
%A Sato, Katsuhiko
%A Yamashita, Yujiro
%A Kwan, Kinying
%A Le, Duc-Ngoc
%A Yu, John H.
%A Nguyen, Trung
%A Yang, Steven
%A Tsou, Allen
%A Chow, King
%A Shen, John
%A Li, Min
%A Li, Jun
%A Zhao, Hong
%A Yoshida, Kenji
%D 2001
%J IEEE J. Solid State Circuits
%K dblp
%N 11
%P 1775-1784
%T A 150-MHz graphics rendering processor with 256-Mb embedded DRAM.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc36.html#KhanMMFFIKSSYKL01
%V 36
@article{journals/jssc/KhanMMFFIKSSYKL01,
added-at = {2022-04-04T00:00:00.000+0200},
author = {Khan, Aurangzeb K. and Magoshi, Hidetaka and Matsumoto, Tadashi and Fujita, Jun-Ichi and Furuhashi, Makoto and Imai, Masatoshi and Kurose, Yoshikazu and Sato, Morio and Sato, Katsuhiko and Yamashita, Yujiro and Kwan, Kinying and Le, Duc-Ngoc and Yu, John H. and Nguyen, Trung and Yang, Steven and Tsou, Allen and Chow, King and Shen, John and Li, Min and Li, Jun and Zhao, Hong and Yoshida, Kenji},
biburl = {https://www.bibsonomy.org/bibtex/2fb04055f11947401ffe0251d1f697fae/dblp},
ee = {https://doi.org/10.1109/4.962301},
interhash = {f81975818ac1e8319f5308365166a4f9},
intrahash = {fb04055f11947401ffe0251d1f697fae},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 11,
pages = {1775-1784},
timestamp = {2024-04-08T10:43:46.000+0200},
title = {A 150-MHz graphics rendering processor with 256-Mb embedded DRAM.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc36.html#KhanMMFFIKSSYKL01},
volume = 36,
year = 2001
}