@dblp

A hierarchical formal approach to verifying side-channel resistant cryptographic processors.

, , , and . HOST, page 76-79. IEEE Computer Society, (2014)

Links and resources

Tags