Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Journal Article
%1 journals/jssc/PalaskasRPCEBBN06
%A Palaskas, Yorgos
%A Ravi, Ashoke
%A Pellerano, Stefano
%A Carlton, Brent R.
%A Elmala, Mostafa A.
%A Bishop, Ralph E.
%A Banerjee, Gaurab
%A Nicholls, Rich B.
%A Ling, Stanley K.
%A Dinur, Nati
%A Taylor, Stewart S.
%A Soumyanath, Krishnamurthy
%D 2006
%J IEEE J. Solid State Circuits
%K dblp
%N 12
%P 2746-2756
%T A 5-GHz 108-Mb/s 2 $\times$2 MIMO Transceiver RFIC With Fully Integrated 20.5-dBm $P_1dB$ Power Amplifiers in 90-nm CMOS.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc41.html#PalaskasRPCEBBN06
%V 41
@article{journals/jssc/PalaskasRPCEBBN06,
added-at = {2021-10-15T00:00:00.000+0200},
author = {Palaskas, Yorgos and Ravi, Ashoke and Pellerano, Stefano and Carlton, Brent R. and Elmala, Mostafa A. and Bishop, Ralph E. and Banerjee, Gaurab and Nicholls, Rich B. and Ling, Stanley K. and Dinur, Nati and Taylor, Stewart S. and Soumyanath, Krishnamurthy},
biburl = {https://www.bibsonomy.org/bibtex/262f6c90c69fcf8c62f6dade578ad66bd/dblp},
ee = {https://doi.org/10.1109/JSSC.2006.884795},
interhash = {2504e581300f965dc8d89196718b3249},
intrahash = {62f6c90c69fcf8c62f6dade578ad66bd},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 12,
pages = {2746-2756},
timestamp = {2024-04-08T10:42:46.000+0200},
title = {A 5-GHz 108-Mb/s 2 $\times$2 MIMO Transceiver RFIC With Fully Integrated 20.5-dBm ${\rm P}_{\rm 1dB}$ Power Amplifiers in 90-nm CMOS.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc41.html#PalaskasRPCEBBN06},
volume = 41,
year = 2006
}