Inproceedings,

Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS.

, , , , , , and .
ESSCIRC, page 1-4. IEEE, (2019)

Meta data

Tags

Users

  • @dblp

Comments and Reviews