Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/esscirc/MeinerzhagenKMN19
%A Meinerzhagen, Pascal Andreas
%A Kundu, Sandip
%A Malavasi, Andres
%A Nguyen, Trang
%A Khellah, Muhammad M.
%A Tschanz, James W.
%A De, Vivek
%B ESSCIRC
%D 2019
%I IEEE
%K dblp
%P 1-4
%T Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS.
%U http://dblp.uni-trier.de/db/conf/esscirc/esscirc2019.html#MeinerzhagenKMN19
%@ 978-1-7281-1550-4
@inproceedings{conf/esscirc/MeinerzhagenKMN19,
added-at = {2022-10-02T00:00:00.000+0200},
author = {Meinerzhagen, Pascal Andreas and Kundu, Sandip and Malavasi, Andres and Nguyen, Trang and Khellah, Muhammad M. and Tschanz, James W. and De, Vivek},
biburl = {https://www.bibsonomy.org/bibtex/273f7879879f9b1b25d39691ec7b78ae6/dblp},
booktitle = {ESSCIRC},
crossref = {conf/esscirc/2019},
ee = {https://doi.org/10.1109/ESSCIRC.2019.8902924},
interhash = {5cc26a630f1b4e915d3ea3a5c1a6c6ae},
intrahash = {73f7879879f9b1b25d39691ec7b78ae6},
isbn = {978-1-7281-1550-4},
keywords = {dblp},
pages = {1-4},
publisher = {IEEE},
timestamp = {2024-04-10T11:59:28.000+0200},
title = {Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS.},
url = {http://dblp.uni-trier.de/db/conf/esscirc/esscirc2019.html#MeinerzhagenKMN19},
year = 2019
}