Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/tcas/AvalloneKKSL20
%A Avallone, Luca
%A Kennedy, Michael Peter
%A Karman, Saleh
%A Samori, Carlo
%A Levantino, Salvatore
%D 2020
%J IEEE Trans. Circuits Syst. I Regul. Pap.
%K dblp
%N 3
%P 743-752
%T Jitter Minimization in Digital PLLs with Mid-Rise TDCs.
%U http://dblp.uni-trier.de/db/journals/tcas/tcasI67.html#AvalloneKKSL20
%V 67-I
@article{journals/tcas/AvalloneKKSL20,
added-at = {2020-10-26T00:00:00.000+0100},
author = {Avallone, Luca and Kennedy, Michael Peter and Karman, Saleh and Samori, Carlo and Levantino, Salvatore},
biburl = {https://www.bibsonomy.org/bibtex/2b64e1ae4f14eaf170a4277180bf63e13/dblp},
ee = {https://doi.org/10.1109/TCSI.2019.2959252},
interhash = {647878bc56d257ff20fb5c26a66764c4},
intrahash = {b64e1ae4f14eaf170a4277180bf63e13},
journal = {IEEE Trans. Circuits Syst. I Regul. Pap.},
keywords = {dblp},
number = 3,
pages = {743-752},
timestamp = {2020-10-27T13:02:51.000+0100},
title = {Jitter Minimization in Digital PLLs with Mid-Rise TDCs.},
url = {http://dblp.uni-trier.de/db/journals/tcas/tcasI67.html#AvalloneKKSL20},
volume = {67-I},
year = 2020
}