Article,

Jitter Minimization in Digital PLLs with Mid-Rise TDCs.

, , , , and .
IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (3): 743-752 (2020)

Meta data

Tags

Users

  • @dblp

Comments and Reviews