Пожалуйста, войдите в систему, чтобы принять участие в дискуссии (добавить собственные рецензию, или комментарий)
Цитировать эту публикацию
%0 Conference Paper
%1 conf/fpl/DenolfCTSV05
%A Denolf, Kristof
%A Chirila-Rus, Adrian
%A Turney, Robert D.
%A Schumacher, Paul R.
%A Vissers, Kees A.
%B FPL
%D 2005
%E Rissa, Tero
%E Wilton, Steven J. E.
%E Leong, Philip Heng Wai
%I IEEE
%K dblp
%P 391-396
%T Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs.
%U http://dblp.uni-trier.de/db/conf/fpl/fpl2005.html#DenolfCTSV05
%@ 0-7803-9362-7
@inproceedings{conf/fpl/DenolfCTSV05,
added-at = {2023-03-24T00:00:00.000+0100},
author = {Denolf, Kristof and Chirila-Rus, Adrian and Turney, Robert D. and Schumacher, Paul R. and Vissers, Kees A.},
biburl = {https://www.bibsonomy.org/bibtex/2513e958c2d8df3a3722fa2d589799b8f/dblp},
booktitle = {FPL},
crossref = {conf/fpl/2005},
editor = {Rissa, Tero and Wilton, Steven J. E. and Leong, Philip Heng Wai},
ee = {https://doi.ieeecomputersociety.org/10.1109/FPL.2005.1515753},
interhash = {958b946c3320beaa436130529c0ada31},
intrahash = {513e958c2d8df3a3722fa2d589799b8f},
isbn = {0-7803-9362-7},
keywords = {dblp},
pages = {391-396},
publisher = {IEEE},
timestamp = {2024-04-10T14:52:35.000+0200},
title = {Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs.},
url = {http://dblp.uni-trier.de/db/conf/fpl/fpl2005.html#DenolfCTSV05},
year = 2005
}