@dblp

Interconnect peak current reduction for wavelet array processor using self-timed signaling.

, , , , and . ISCAS (4), page 485-488. IEEE, (2002)

Links and resources

Tags