Author of the publication

Interconnect peak current reduction for wavelet array processor using self-timed signaling.

, , , , and . ISCAS (4), page 485-488. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cluster-based topologies for 3D stacked architectures., , , , and . Conf. Computing Frontiers, page 14. ACM, (2011)Power and performance optimization of voltage/frequency island-based networks-on-chip using reconfigurable synchronous/bi-synchronous FIFOs., , , and . Conf. Computing Frontiers, page 267-276. ACM, (2010)ARB-NET: A novel adaptive monitoring platform for stacked mesh 3D NoC architectures., , , , , and . ASP-DAC, page 413-418. IEEE, (2012)Edge-centric Optimization of Multi-modal ML-driven eHealth Applications., , , , , , and . CoRR, (2022)Power and Area Optimization of 3D Networks-on-Chip Using Smart and Efficient Vertical Channels., , , , and . PATMOS, volume 6951 of Lecture Notes in Computer Science, page 278-287. Springer, (2011)A Minimal Average Accessing Time Scheduler for Multicore Processors., , and . ICA3PP (2), volume 7017 of Lecture Notes in Computer Science, page 287-299. Springer, (2011)A Real-time PPG Quality Assessment Approach for Healthcare Internet-of-Things., , , , and . ANT/EDI40, volume 151 of Procedia Computer Science, page 551-558. Elsevier, (2019)Refinement of on-chip communication channels., , and . SoC, page 197-200. IEEE, (2004)Trio: A Triple Class On-chip Network Design for Efficient Multicore Processors., , , , and . HPCC/CSS/ICESS, page 951-956. IEEE, (2015)SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems., , , , and . DAC, page 101:1-101:6. ACM, (2014)