@dblp

A Combined Design-Time/Test-Time Study of the Vulnerability of Sub-Threshold Devices to Low Voltage Fault Attacks.

, , , , , and . IEEE Trans. Emerg. Top. Comput., 2 (2): 107-118 (2014)

Links and resources

Tags