Abstract
In this paper we analytically model technological processes of manufacturing of multiemitter heterotransistors
with account relaxation of mismatch-induced stress. Based on this modeling some recommendations to
increase sharpness of p-n-junctions, which included into the transistors, and increasing compactness of the
transistors have been formulated.
Users
Please
log in to take part in the discussion (add own reviews or comments).