( en | de | ru )

 

Disambiguation of "Huang, Chung-Hsun"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient memory access methods for framebuffer-less video processing applications.

, , and . ISCAS, page 3026-3029. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yu-chung Huang

Chien-Chung Huang

Chung-cheng Huang

Hsun Shan Chen

Hsun-Yang Chang

 

Other publications of authors with the same name

Towards Efficient Neural Network on Edge Devices via Statistical Weight Pruning., , , and . GCCE, page 192-193. IEEE, (2020)A high-speed CMOS incrementer/decrementer., , and . ISCAS (4), page 88-91. IEEE, (2001)A fast wake-up power gating technique with inducing a balanced rush current., , , and . ISCAS, page 3086-3089. IEEE, (2012)Low power fixed-latency DSP accelerator with autonomous minimum energy tracking (AMET)., , , , , , , , , and . Hot Chips Symposium, page 1. IEEE, (2014)A compact programmable LDO regulator for ultra-low voltage SoC., and . IEICE Electron. Express, 11 (20): 20140820 (2014)A high throughput ASIC design for IPv6 routing lookup system., , , , and . ISCAS, page 505-508. IEEE, (2013)ADDLL/VDD-biasing co-design for process characterization, performance calibration, and clock synchronization in variation-tolerant designs., , , , , and . ASICON, page 47-50. IEEE, (2011)A fast and high efficiency buck converter with Switch-On-Demand Modulator for wide load range applications., and . IEICE Electron. Express, 8 (12): 963-968 (2011)A compact delay-recycled clock skew-compensation and/or duty-cycle-correction circuit., , , and . SoCC, page 42-47. IEEE, (2011)Lightweight Super-resolution Learning Model for Extremely Exposed Images., , and . ICCBN, page 58-62. ACM, (2020)