( en | de | ru )

 

Disambiguation of "Martinez, Imanol"

Author of the publication

copydeleteadd this publication to your clipboard
FI4SoC: A fault injection framework for transient fault effects in embedded MPSoCs.

, , , and . WISES, page 81-86. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Imanol Luengo

Vania Martínez

Carlos Martínez

Hélène Martinez

Conrado Martínez

 

Other publications of authors with the same name

Suitability of Hypervisor and MPSoC Architectures for the Execution Environment of an Integrated Embedded System., , , and . ISORC Workshops, page 19-24. IEEE Computer Society, (2011)Analysis of 5G-TSN Integration to Support Industry 4.0., , , , and . ETFA, page 1111-1114. IEEE, (2020)Evolutionary Dynamic Allocation of Relocatable Modules onto Partially Damaged Xilinx FPGAs., , , , , and . ERSA, page 211-217. CSREA Press, (2010)5G Technology for Next-Generation Wireless Consist Networks in Railways., , , , , , , and . Nets4Cars/Nets4Trains/Nets4Aircraft, volume 13120 of Lecture Notes in Computer Science, page 83-94. Springer, (2021)Enabling FPGAs for future deep space exploration missions: Improving fault-tolerance and computation density with R3TOS., , , , , and . AHS, page 104-112. IEEE, (2011)Modular Development and Certification of Dependable Mixed-Criticality Systems., , , , and . DSD, page 419-426. IEEE Computer Society, (2017)5G Configured Grant Scheduling for 5G-TSN Integration for the Support of Industry 4.0., , , and . WONS, page 72-79. IEEE, (2023)Reusable generic design patterns for mixed-criticality systems based on DREAMS., , , , , , and . Microprocess. Microsystems, (2017)R3TOS: A reliable reconfigurable real-time operating system., , , , , , and . AHS, page 99-104. IEEE Computer Society, (2010)A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs., , , , and . FPL, page 569-573. IEEE, (2009)